Performance Implications of Tolerating Cache Faults

Andreas Farid Pour, Student Member, IEEE, and Mark D. Hill, Member, IEEE

Abstract—Microprocessors are increasingly incorporating one or more on-chip caches. These caches are occupying a greater share of chip area, and thus may be the locus of manufacturing defects. Some of these defects will cause faults in cache tag or data memory. These faults can be tolerated by disabling the cache blocks that contain them. This approach lets chips with defects be used without requiring on-chip caches to have redundant row or columns or to use error correcting codes. Disabling blocks, however, typically increases a cache's miss ratio.

This paper investigates how much cache miss ratios increase when blocks are disabled. It shows how the mean miss ratio increase can be characterized as a function of the miss ratios of related caches, develops an efficient approach for calculating the exact distribution of miss ratio increases from all fault patterns, and applies this approach to the ATUM traces [1]. Results reveal that the mean relative miss ratio increase from a few faults decreases with increasing cache size, and is negligible (< 2% per defect) unless a set is completely disabled by faults. The maximum relative increase is also acceptable (5% per fault) if no set is entirely disabled.

Index Terms—Cache performance, computer architecture, fault tolerance, microprocessors, on-chip caches, trace-driven simulation

I. INTRODUCTION

OMMERCIAL and academic microprocessor architectures are increasingly incorporating caches on the processor chip itself to avoid off-chip latencies [3], [6], [8], [12]. These on-chip caches are currently small, but the trend is toward larger sizes to hide relatively slower off-chip memory speeds; thus, these chips devote an increasing portion of their area to the memory (tags and blocks) of the cache. As cache chip area becomes large, so will the fraction of manufacturing defects that land in the cache.

A manufacturing defect causes a *fault* in a cache if it impairs the correct operation of the cache. We will study those faults that make a bit in the cache unable to retain the value written to it, but that do not otherwise perturb the operation of the cache (e.g., do not cause an electrical short circuit). A fault causes an *error* if it causes the system to enter a logical state other than the one intended. We can prevent faults in an onchip cache from causing errors by 1) discarding chips with such faults, 2) using redundant memory, or 3) disabling cache

Manuscript received January 13, 1991. A preliminary version of this work appeared as University of Wisconsin Computer Sciences Technical Report 991, January 1991. This work was supported in part by the National Science Foundation under Grants MIPS-8957278 and CCR-8902536, AT&T Bell Laboratories, Cray Research Foundation, and Digital Equipment Corporation.

A. F. Pour is with the University of Michigan Law School, Ann Arbor, MI 48109.

M. D. Hill is with the Computer Sciences Department, University of Wisconsin, Madison, WI 53706.

IEEE Log Number 9205426.

blocks that contain faults. The advantage of discarding chips, method 1), is that it works for any defect. Its disadvantage, however, is that by reducing yield it increases chip cost.

Redundant memory, method 2) can be employed to tolerate faults in at least three ways: a) add extra memory words (rows) that are selected instead of faulty ones, b) add extra bits per word (columns) that are selected instead of faulty ones, or c) add extra bits per word to store an error correcting code. The advantage of these approaches is that they work for any memory. Two disadvantages, however, are a) the cost or opportunity cost of the extra memory, and b) a possible memory access time increase caused by implementing them.

Disabling cache blocks that contain faults, method 3), is applicable only to caches. Since a cache merely keeps a copy of data from main memory, all memory in a cache is redundant. Thus, instead of building redundancy on top of the redundant memory in a cache, this method just causes the cache to avoid using the memory that contains faulty bits.

Caches are buffers used to hold data from recently-used parts of main memory [14]. Data is usually transferred from main memory in aligned blocks (also called lines). The number of bytes in a block is the block size. A block is stored in a cache with memory that holds its contents, its tag (part of its main memory address) and some state bits, including a valid bit that indicates whether a block is present. The blocks in a cache are usually divided into sets. Every block maps to one set, so that only blocks in that set must be searched on a reference. A cache with associativity n has n blocks in each set. A cache is direct-mapped if n = 1, fully-associative if n equals the number of blocks in the cache, or n-way setassociative otherwise. Cache size is the number of blocks in a cache multiplied by the block size. Finally, the number of sets is the cache size divided by the product of the block size and associativity. Caches are usually characterized by their block size, associativity, and cache size.

One approach to implement the disabling of cache blocks, proposed by Patterson et al. [11], is to use a second valid bit. Each cache block normally contains a valid bit that is set when a block is brought in and reset when the block is invalidated. A cache hit occurs when the address tag matches the address referenced by the processor and the valid bit is set. We can implement 3) by adding a second valid bit to each block which is set or reset with a memory test mechanism, but left unchanged during normal cache operation. With this enhancement, a cache hit now requires a tag match and both valid bits to be set. On a cache miss, the incoming data should be loaded into a block whose second valid bit is set. If all

¹The memory test mechanism can be invoked when a chip is tested, or it can be built in and run whenever the system is reset.

blocks in a set are faulty, then one can either a) discard the chip, b) bypass the cache and send the requested data directly to its destination (CPU or memory), or c) save the data in a special buffer, such as a victim cache [7]. Clearly, applying option a) to a direct-mapped cache is equivalent discarding all faulty chips.

Disabling cache blocks offers two advantages over using redundant memory, but also suffers two disadvantages. The first advantage is that, unlike with redundant memory, implementing a second valid bit does not increase cache access time on a hit. The second advantage is that the method allows all nonfaulty blocks to be used, whereas redundant memory is used only when some memory is faulty.

The disadvantages of this method are that it can increase both the mean and variability of the cache miss ratio, whereas using redundant memory leaves the miss ratio unchanged. Consider disabling one block in set i of a four-way set-associative, 64K-byte cache with 32-byte blocks using the LRU (least-recently-used) replacement algorithm. References to set i will see a set with associativity three, while references to the other 511 sets will behave normally. References that would have hit in the fourth-recently-used block of set i in an intact cache will now miss; all other references perform the same.

Nevertheless, disabling cache blocks can lead to a better average access time than using redundant memory. The average access time with redundant memory, method 2), is

$$t_{method(2)} = (t_{cache} + t_{\Delta}) + m \times t_{memory}$$

where t_{cache} is the access time to a cache without redundant memory, t_{Δ} is the additional time needed to implement redundant memory, m is the miss ratio of the cache, and t_{memory} is the access time for main memory. For disabling cache blocks, method 3), the average access time is

$$t_{method(3)} = t_{cache} + m \times (1 + \delta) \times t_{memory}$$

where t_{cache} , m, and t_{memory} are as above and δ is the relative increase in the cache miss ratio due to faults. Rearranging the terms, we find that disabling blocks is inferior to redundant memory only when

$$t_{\Delta} < \delta m t_{memory}$$
.

Since our results show that values for δ (from one or two faults) are often two to four percent (see Section IV) and $t_{cache} > mt_{memory}$ for most caches, t_{Δ} must be less than two to four percent of t_{cache} or method 2) to exhibit better performance than method 3). Furthermore, method 3) is clearly faster for chips with no faults (where $\delta = 0$), and it is likely that its performance can be improved significantly with victim caches [7].

To the best of our knowledge, the only paper to do a detailed investigation of the effect on miss ratios of disabling cache blocks is by Sohi [15]. Sohi investigated the degradation in cache performance by randomly injecting faults into the cache and then running a trace-driven simulation. For each cache, Sohi reports the average miss ratio of several simulations with different fault patterns. He presents results for the number of

faulty blocks ranging from 0% to 50% of the blocks in caches of three sizes (256, 1K, and 8K bytes), three associativities (direct-mapped, two-way set-associative, and fully associative) and three block sizes (8, 16, and 32 bytes).

This paper extends Sohi's work in two key ways. First, we show that the distribution of miss ratio increases can be calculated from LRU distance probabilities for each set, while Sohi's paper did not consider this issue. One implication of our equations is to confirm the intuition that the mean of the miss ratio for a cache with s sets and a single fault is equivalent to s-1 sets seeing an unperturbed cache and a single set seeing an associativity decreased by one.² For example, let m_0 be the miss ratio for a 64K-byte cache with associativity four, a block size of 32 bytes and no faults and m_1 be the miss ratio for a 48K-byte cache with associativity three, a block size of 32 bytes and no faults. We show the mean miss ratio for a 64K-byte cache with associativity four, a block size of 32 bytes and one fault is $(511/512) \times m_0 + (1/512) \times m_1$.

Second, we show how all-associativity simulation [5] can be extended to collect information for finding the effect of all possible patterns of faults on caches with many associativities and sizes (but one block size) in one pass through an address trace. Sohi, on the other hand, performed a simulation for each fault pattern in each cache. For this reason, Sohi estimates the mean miss ratio increases from a small fraction of the possible fault patterns³ and limits the variety of caches examined. Our approach, on the other hand, allows us to calculate the exact mean, maximum and standard deviation of miss ratio increases for several faults and a wider range of caches. We concentrate on caches with few faults, because we believe that chips with many faults in the cache will usually have faults in other critical resources, and thus will be discarded anyway.

Results with the ATUM traces [1] suggest that the mean relative miss ratio increase from a few faults decreases with increasing cache size, and is usually small (<5% per fault). Furthermore, if no set is completely disabled, mean degradation for large caches is negligible. Consequently, it is likely that the effective access time of a cache with some blocks disabled will be less than that of a cache using redundant memory.

The maximum relative miss ratio increase for a single cache fault—or for two cache faults in distinct sets—is acceptable if the associativity of the cache is two or greater and the block size is 8 or 16 bytes. Larger block sizes suffer slightly larger miss ratio degradations when blocks are disabled. With a direct-mapped cache, however, there is a probability (albeit small with a large number of sets) that the executing program heavily references the faulty block(s), thereby severely degrading the cache's performance. Nevertheless, we expect that the overall impact of this worst-case behavior will not be important on machines used to run many different programs.

The rest of the paper proceeds as follows. Section II develops equations for the impact of cache faults on the miss ratios. Section III discusses how data for many fault patterns in many caches can be gathered with a single pass

²Assume that the miss ratio of a cache with associativity zero is one.

³ For $m \ll s$, the number of ways to place m faults in s sets is $O(s^m)$.

through an address trace. Section IV presents the results of the investigation, and Section V concludes our discussion.

II. THE IMPACT OF FAULTY BLOCKS

We now turn to the impact of disabling faulty cache blocks on the cache miss ratio. We show how the impact can be expressed from per-set simulation data for any pattern of faults and then derive equations for some simple cases. These equations show what data must be gathered in trace-driven simulations so that miss ratios for any fault pattern can be calculated.

Note that the following derivation makes no assumptions about the distribution of the reference stream. Assume a cache has s sets labeled 0 through s-1, and is referenced by a dynamic reference stream of R references. Assuming all blocks within a set are ordered according to some *stack replacement algorithm* [10] (such as LRU), define $D_i(j)$ to be the number of references to the jth block in the ith set and D(j) to be the number of references to the jth block in any set. Then

$$D(j) = \sum_{i=0}^{s-1} D_i(j), \qquad j > 0.$$

Let M(n) be the number of misses in an n-way set-associative cache with s sets accessed by R references. Since a miss occurs when a reference is not to one of the first n blocks of a set:

$$M(n) = R - \sum_{j=1}^{n} D(j), \qquad n > 0 \quad \text{and}$$

$$M(0) = R$$

Further, define F to be an s-element fault factor $(f_0, f_1 \cdots f_{s-1})$, where f_i is the number of faulty blocks in set i. The additional misses these faults cause in an n-way set-associative cache are

$$\Delta(n, \mathbf{F}) = \sum_{i=0}^{s-1} \sum_{j=0}^{f_i-1} D_i(n-j), \quad n>0.$$

The number of misses for the faulty cache, M(n, F), its miss ratio, m(n, F), and the relative miss ratio increase with respect to a similar fault-free cache, $\delta(n, F)$, are

$$\begin{split} &M(n,\, \pmb{F}) = M(n) + \Delta(n,\, \pmb{F}), &n{>}0,\\ &m(n,\, \pmb{F}) = \frac{M(n,\, \pmb{F})}{R}, &n{>}0, &\text{and}\\ &\delta(n,\, \pmb{F}) = \frac{m(n,\, \pmb{F}) - m(n)}{m(n)} = \frac{\Delta(n,\, \pmb{F})}{M(n)}, &n{>}0. \end{split}$$

Thus, the performance of a cache with s sets and associativity n with any pattern of faults can be determined from the values of $D_i(j)$ for i=0 to s-1 and j=1 to n. Section III will show how to perform trace-driven simulation to gather $D_i(j)$'s prior to selecting a fault vector. This allows us to apply many fault vectors to the same simulation results.

Next we apply the above equations to the important special cases of one and two faults. Table I repeats frequently-used notation.

TABLE I FREQUENTLY-USED NOTATION

Term	Definition
s	the number of sets; implicitly-used in definitions below.
n	the associativity.
R	the number of references (trace length).
$D_i(j)$	the number of references to the j th block in the i th set.
D(j)	the number of references to the j th block in any set.
M(n)	the number of misses in an n -way set-associative cache.
m(n)	the miss ratio of an n-way set-associative cache.
F	an s-element fault vector $(f_0, f_1, \dots, f_{s-1})$, where f_i is the number of faulty blocks in set i .
$\Delta(n, F)$	the number of additional misses in an n-way set-associative cache with faults according to fault vector F over a similar fault-free cache.
$m(n, \textbf{\textit{F}})$	the miss ratio of an n -way set-associative cache with faults according to fault vector F .
$\delta(n, F)$	the relative miss ratio increase of an n -way set-associative cache with faults according to fault vector F over a similar fault-free cache; for brevity, referred to as the <i>relative increase</i> .

A. Single Faults

Single fault vectors F_1 are a special case of a fault vector F where set i has one fault and all other sets have no faults.

$$f_i = 1,$$
 $0 \le i \le s - 1,$ and $f_k = 0,$ $k \ne i.$

The effect of a fault in set i of an n-way set-associative cache is to cause a cache miss on references to block n in set i, which would not have missed without the fault. The other n-1 blocks in the set with the fault are unaffected, as are the remaining s-1 sets in the cache. This implies that the additional misses induced by the fault vector F_1 are

$$\Delta(n, \mathbf{F_1}) = D_i(n).$$

Since the number of sets in a cache, s, can be large, it is worthwhile to distill the distribution of $\Delta(n, F_1)$ across all sets i. Assume that the fault is equally likely to be present in any set i. Then the mean (E), maximum (max), and standard deviation (STD) of $\Delta(n, F_1)$ are

$$\begin{split} E[\Delta(n, \, \boldsymbol{F_1})] &= \frac{1}{s} \sum_{i=0}^{s-1} D_i(n) = \frac{D(n)}{s}, \\ \max\left[\Delta(n, \, \boldsymbol{F_1})\right] &= \frac{\max}{i} \, [D_i(n)], \quad \text{and} \\ \operatorname{STD}\left[\Delta(n, \, \boldsymbol{F_1})\right] &= \left[\sum_{i=0}^{s-1} \left(\frac{D_i(n)}{s}\right)^2 - \left(\sum_{i=0}^{s-1} \frac{D_i(n)}{s}\right)^2\right]^{1/2}. \end{split}$$

Several substitutions may be made to aid in understanding the mean additional misses, mean miss ratio, and mean relative miss ratio increase:

$$E[\Delta(n, F_1)] = \frac{D(n)}{s} = \frac{M(n-1) - M(n)}{s}$$

$$E[m(n, \mathbf{F_1})] = m(n) + \frac{m(n-1) - m(n)}{s}$$

$$= \frac{s-1}{s} m(n) + \frac{1}{s} m(n-1), \text{ and } (2)$$

$$E[\delta(n, \mathbf{F_1})] = \frac{1}{s} \frac{D(n)}{M(n)} = \frac{1}{s} \frac{m(n-1) - m(n)}{m(n)}$$

$$= \frac{1}{s} \left(\frac{m(n-1)}{m(n)} - 1\right). \tag{3}$$

Equation (2) confirms the intuition that the mean of the miss ratio with a single fault is equivalent to s-1 sets seeing an unperturbed cache and a single set seeing an associativity decreased by one. Equation (3) suggests that the mean relative miss ratio increase will be small when:

- 1) s is large, or
- 2) [m(n-1) m(n)] is small.

B. Double Faults

The case of two faults may be subdivided into three cases, where the two faults occur a) in the different sets (with fault vector denoted by F_{2} , diff), b) in the same set $(F_{2}$, same), or c) anywhere (F_{2}) .

1) Double Faults in Different Sets: Fault vector F_2 , diff denotes the case of two faults in different sets i and j:

$$f_i = f_j = 1$$
, $0 \le i$, $j \le s - 1$, $i \ne j$, and $f_k = 0$, $k \ne i$, $k \ne j$.

Like the single-fault case, the number of misses in an n-way set-associative cache increases with each reference to the nth block in sets i and j:

$$\Delta(n, \mathbf{F_{2,diff}}) = D_i(n) + D_j(n).$$

Assume that the first fault is equally likely to land in any set i and the second fault is equally likely to land in any other set. Then,⁴

$$\begin{split} E[\Delta(n, \, \pmb{F_{2, \, diff}})] \\ &= \frac{1}{s(s-1)} \sum_{i=0}^{s-1} \sum_{j=0, \, j \neq i}^{s-1} (D_i(n) + D_j(n)) \\ &= \frac{D(n)}{s} + \frac{1}{s(s-1)} \sum_{j=0}^{s-1} (s-1) \, D_j(n) \\ &= \frac{2D(n)}{s} = \frac{2(M(n-1) - M(n))}{s} \\ &= 2E[\Delta(n, \, \pmb{F_1})]. \end{split}$$

Similarly,

$$\begin{split} E[m(n,\, \pmb{F_{2,\, diff}})] &= \frac{s-2}{s} m(n) + \frac{2}{s} m(n-1), \quad \text{and} \\ E[\delta(n,\, \pmb{F_{2,\, diff}})] &= 2E[\delta(n,\, \pmb{F_{1}})]. \end{split} \tag{4}$$

⁴ Define $\sum_{i=0, i\neq i}^{n} x_i$ as $(\sum_{i=0}^{n} x_i) - x_i$.

In general, the mean miss ratio and mean relative miss ratio increase for a fault vector with g faults, no two of which map to the same set $(0 \le g \le s)$, are

$$\begin{split} E[m(n,\,\pmb{F_{\rm g,\,diff}})] &= m(n) + \frac{(m(n-1)-m(n))g}{s} \\ &= \frac{s-g}{s}m(n) + \frac{g}{s}m(n-1) \quad \text{and (5)} \\ E[\delta(n,\,\pmb{F_{\rm g,\,diff}})] &= gE[\delta(n,\,\pmb{F_{\rm 1}})]. \end{split}$$

2) Double Faults in the Same Set: Fault vector F_2 , same denotes the case of two faults in the same set i:

$$f_i=2, \qquad 0 \leq i \leq s-1, \quad \text{and}$$
 $f_k=0, \qquad k \neq 1.$

The additional misses induced by the fault vector F_2 , same in an n-way set-associative cache is equal to the number of references to the nth and (n-1)th blocks in set i:

$$\Delta(n, \mathbf{F_{2, same}}) = D_i(n) + D_i(n-1), \qquad n \ge 2.$$

If each set i is equally likely to have the faults, then

$$\begin{split} E[\Delta(n, \textbf{\textit{F}2}, \textbf{same})] &= \frac{1}{s} \sum_{i=0}^{s-1} (D_i(n) + D_i(n-1)) \\ &= \frac{D(n) + D(n-1)}{s} \\ &= \frac{M(n-2) - M(n)}{s}. \\ E[m(n, \textbf{\textit{F}2}, \textbf{same})] &= m(n) + \frac{m(n-2) - m(n)}{s} \\ &= \frac{s-1}{s} m(n) + \frac{1}{s} m(n-2), \quad \text{and} \\ E[\delta(n, \textbf{\textit{F}2}, \textbf{same})] &= \frac{1}{s} \frac{m(n-2) - m(n)}{m(n)} \\ &= \frac{1}{s} \left(\frac{m(n-2)}{m(n)} - 1\right). \end{split}$$

3) Double Faults Anywhere: Fault vector F_2 denotes the case where two faults may or may not be in the same set:

$$f_i + f_j = 2,$$
 $0 \le i,$ $j \le s - 1,$ $i \ne j,$ and $f_k = 0,$ $k \ne i,$ $k \ne j.$

Assuming $n \ge 2$, the number of additional misses induced by the fault vector F_2 is

$$\Delta(n, \mathbf{F_2}) = \begin{cases} D_i(n) + D_j(n), & i \neq j \\ D_i(n) + D_i(n-1), & i = j \end{cases}$$

If the first fault is equally likely to land in any set and the second fault is independent of the first and equally likely to land in any set, then the probability that both faults land in the same set is 1/s. Therefore,

$$\begin{split} E[\Delta(n, \mathbf{F_2})] &= \frac{s-1}{s} E[\Delta(n, \mathbf{F_{2, diff}})] \\ &+ \frac{1}{s} E[\delta(n, \mathbf{F_{2, same}})] \end{split}$$

$$= E[\Delta(n, \mathbf{F_{2, diff}})] + \frac{1}{s} (E[\Delta(n, \mathbf{F_{2, same}})] - E[\Delta(n, \mathbf{F_{2, diff}})]).$$
 (6)

Similar equations can be derived for m and δ . For large s, the mean behavior with two faults anywhere (fault vector F_2) will be indistinguishable from the mean with two faults in different sets (F_2 , diff), because the final term has 1/s as a factor.

4) Multiple Faults Anywhere: Multiple fault vectors are the general case of a fault vector F where the number of faults, m, are in the range $2 \le m \le sn$; thus, all the blocks in the set may be faulty. These cases do not allow for concise descriptions and require a probabilistic approach, since exhaustive simulation has time complexity of $O(s^m)$.

To do these calculations, it is necessary to determine the probabilities of a certain number of faults occurring in a particular set given the total number of faults. Then, the expected miss ratio can be described by

$$E[m(n, \mathbf{F})] = (P[Y = 0]m(n) + P[Y = 1]m(n - 1) + P[Y = 2]m(n - 2) + \dots + P[Y = g]m(n - g)) / (P[Y = 0] + P[Y = 1] + P[Y = 2] + \dots + P[Y = g])$$
(7)

where P[Y=i] is the probability that a particular set has i faults when all m faults are uniformly randomly distributed among s sets with associativity n and at most g faults are allowed in a particular set $(0 \le g \le n)$. To calculate the probabilities, we first iteratively determined all possible distributions of f faults over s sets (a partitioning problem), and then used multinomials to calculate how times ways a particular distribution occurs.

III. METHODS

In the last section, we showed how the $D_i(j)$'s, the number of references to the jth block in the ith of s sets, can be used to calculate the miss ratio for a single cache with any fault pattern. In this section, we show how to find the $D_i(j)$'s for many caches with a single pass through an address trace. We also describe the address traces that we use.

All-associativity simulation [5] is an algorithm that calculates the miss ratios for caches of many sizes and associativities with a single pass through an address trace, provided that all caches have the same block size, use the least-recently-used replacement algorithm and do no prefetching. In an efficient manner, the algorithm examines a trace reference to determine that the reference is to the jth most-recently-used block of the ith of s sets for caches with many values of s. This information is sufficient to calculate the $D_i(j)$'s. All-associativity simulation, however, collapses the information and only calculates the D(j)'s, since it does not need to retain set numbers to determine the miss ratios of fault-free caches.

We extended all-associativity simulation to record $D_i(j)$'s, instead of D(j)'s, simply by expanding its counters by a factor

of s to record the set referenced. Our extension has a negligible effect on simulation run-time. It causes only a modest increase in simulation storage, because the storage needed for the expanded counters is still smaller than the storage needed for the address tags of the caches being simulated.

Once we know each $D_i(j)$, we can calculate miss ratios of caches with faults without additional trace-driven simulation. The faults are distributed in every possible way and the relevant statistics extracted by the equations presented in Section II. Since a direct-mapped 32K-byte cache with a block size of 8 bytes contains 2^{12} sets, exhaustively calculating all miss ratios for three faults in the cache involves $(2^{12})^3 = 2^{36}$ calculations. Therefore, we use a probabilistic model for more than two faults. Nevertheless, we base our results on many more cases than Sohi, since we can calculate a new miss ratio by summing appropriate $D_i(j)$'s rather than by performing a complete trace-driven simulation. We validated our results by comparing them with results of the exhaustive simulations.

We use the ATUM traces, because they were the only available traces that included operating systems references and multiprogramming effects [1]. Table II shows the number of instruction fetches, data reads, and data writes for each of the traces used, as well as a brief description of their origins. Due to the large number of traces, we give results only for a combined trace, denoted by *all*. We constructed the combined trace by alternating the individual traces and cache flushes. For results from two representative individual traces, see Pour and Hill [13]. We only simulate caches smaller than 64K bytes, because the individual traces are not long enough (typically, 400 000 references) to properly exercise larger caches.

IV. RESULTS

This section presents simulation results for one, two, and many faults. Most of the analysis uses the relative miss ratio increase caused by introducing faults $(\delta(n, \mathbf{F}))$. For brevity, we will usually refer to this metric as the *relative increase*. Unless otherwise indicated, the block size will be 16 bytes.

A. Single Faults

Fig. 1 shows the mean and maximum miss ratios of the "all" simulation with one fault (F_1) for various associativities (number of blocks per set) and cache sizes. The miss ratios ostensibly follow the behavior of fault-free cache miss ratios [2], [4], [5]: for all associativities, the miss ratios decrease with increasing cache size and for a given cache size, the miss ratios decrease with increasing associativity. This comes as no surprise, since (2) predicts the mean miss ratio to be equivalent to a cache with s-1 unperturbed sets and one set with an effective associativity of n-1. Thus in the worst case (n=1) the mean miss ratio will degrade by 1/s.

More rapid insight into the effect of introducing a fault can be gained by studying the relative (miss ratio) increase. Fig. 2(a) and (b) shows the mean and maximum relative increase for the "all" simulation. Fig. 2(a) reveals that the mean relative increase gets smaller as the associativity or number of sets gets larger. For direct-mapped caches (associativity one), one fault disables a whole set; thus, on average D(1)/s additional

⁵ This approximation holds only for the range 0 < m < sn/2.

	TA	٩B	LE I	I		
TDACES	Hern	IN	THE	SIMILI	ATTONIC	

Name	Data Reads	Data Writes	Instruction Fetches	Description
dec0.000	106459	72500	183023	DECSIM behavioral simulation of some cache hardware
dec0.003	103906	73001	176533	Same as previous
fora.000	108979	79156	199799	FORTRAN compiler compiling airco.for
forf.000	108048	85845	207284	Two FORTRAN compilations: $4 \times 1 \times 5$.for and linpack.for
forf.001	110027	73093	203595	Same as previous
forf.002	105131	91233	217509	Same as previous
forf.003	107969	69328	190915	Same as previous
fsxzz.000	78265	37840	123229	ULTRIX file system exerciser, 20 tasks
ivex.000	97335	41123	203510	Interconnect verify
macr.000	96904	57222	188702	Macro assembler assembling linpack2.mar
memxx.000	126660	99139	219050	ULTRIX memory exerciser, 10 tasks
mul2.001	112102	71845	201866	Multiprocessing 2 jobs: ALLC (Micro-code address allocator, bit string inner loop) and SPIC (Spice simulating output buffer)
mul2.002	106329	74357	210941	Same as previous
mul2.003	96662	64884	205295	Same as previous
mul8.001	126139	74749	207538	Multiprocessing 8 jobs: Unknown jobs
mul8.002	105813	74881	208900	Multiprocessing 8 jobs: Unknown jobs
mul8.003	141126	88851	199455	Multiprocessing 8 jobs: Unknown jobs
savec.000	130288	85373	215867	ULTRIX C compiler
ue02.000	98385	59452	199973	UETP (User Environment Test Program, a VMS diagnostic), 2 tasks
ue10.000	98494	61476	212150	UETP, 10 tasks
ue20.000	100670	62188	201582	UETP, 20 tasks





Fig. 1. (a) Mean miss ratio of the "all" simulation with one fault for various associativities. (b) Maximum miss ratio of the "all" simulation with one fault for various associativities.

references will miss. As the associativity increases, the effect of the fault is to reduce the associativity of a particular set by one. Locality of references reduces the impact of this with in a negligible impact on the miss ratio.

larger associativities. At the extreme of a fully-associative cache, the cache size is merely reduced by one block, resulting






Fig. 2. (a) Mean relative miss ratio increase of the "all" simulation with one fault for various associativities. (b) Maximum relative miss ratio increase of the "all" simulation with one fault for various associativities.

As the cache size increases with a given associativity, the mean relative increase gets smaller for all associativities simulated. It does so, because increasing the cache size (while holding the block size and associativity constant) increases the number of sets in the cache. From (3) we can see that the mean relative increase is proportional to 1/s. Furthermore, the fraction m(n-1)/m(n) also tends to decrease with increasing cache size [5].

Fig. 2(b) illustrates that maximum relative increase for one fault:

$$\max\left[\delta(n,\,\pmb{F}_1)\right] = \frac{1}{M(n)} \, \max_i \, [D_i(n)].$$

For associativities of two and larger, as cache size gets larger, the maximum relative increase generally gets smaller because $\max_i [D_i(n)]$ decreases faster than the total number of misses (M(n)) declines. Each doubling of cache size doubles the number of sets, thereby typically reducing the number of cases where n blocks map the same set. Eventually, $\max_i [D_i(n)]$ reaches zero, when the cache size is large enough that no set sees n blocks.

With direct-mapped caches, however, maximum relative increase gets larger for larger caches. This is because, as cache size increases, $\max_i [D_i(n)]$ approaches the number references in the address trace to the most-recently referenced block (instead of approaching zero as it did for set-associative caches), while the total number of misses still declines. Even though the maximum relative increase gets larger with cache size, the maximum miss ratios still decrease [see Fig. 1(b)].

For brevity, we will not present numerical results for standard deviations. However, for caches with associativities greater than one the general trend for the standard deviation of the relative increase is a steady, small decrease as caches get larger. With direct-mapped caches, the trend is toward slight increase as caches get larger. The standard deviation in relative increase also gets smaller with larger associativity.

Fig. 3 depicts the effect of changing the block size on the relative increase. All the graphs in Fig. 3 include block sizes of 8 bytes, 16 bytes, and 32 bytes. Fig. 3(a) displays the mean relative increase for associativities of one and two, while Fig. 3(b) does so for associativities of four and eight. Qualitatively, the results do not digress from the observations made above; the lines for a block size of 16 are as in Fig. 2. The most notable aspect of these graphs come as no surprise: the larger the block size, the greater the relative increase. Disabling a 32byte block is for all practical purposes equivalent to disabling two adjacent 16-byte blocks. Thus on the average it seems reasonable to expect an approximate doubling in the additional misses caused by disabling a B-byte block with respect to a B/2-byte block; some discrepancy is caused by the fact that the miss ratios for equal sized B-byte block and B/2-byte block caches will differ.

Fig. 3(c) and (d) show maximum relative increases. Note that the scales of the two figures differ by a factor of ten. Again, the lines for block size 16 are as in Fig. 2. No qualitative differences are found here, either. As with the mean, the maximum relative increase is approximately proportional to the block size.

B. Double Faults

Fig. 4 shows relative increases for caches with two faults. Fig. 4(a) and (b) show the means, while Figs. 4(c) and (d) show the maxima. Figs. 4(a) and (c) require that the two faults be




Fig. 3. (a) Mean relative miss ratio increase with one fault for associativities of 1 and 2 and various block sizes. (b) Mean relative miss ratio increase with one fault for associativities of 4 and 8 and various block sizes. (c) Maximum relative miss ratio increase with one fault for associativities of 1 and 2 and various block sizes. (d) Maximum relative miss ratio increase with one fault for associativities of 4 and 8 and various block sizes.

placed in different sets (fault vectors $F_{2, \ diff}$), whereas Figs. 4(b) and (d) put them in the same set ($F_{2, \ same}$), and thus omit direct-mapped caches which have only one block per set.

If the two faults are distributed independently, then Figs. 4(a) and (c) are most relevant, since almost all pairs of independently distributed faults land in different sets (see Section II-B3). For this reason, data for two faults placed anywhere (F_2) are indistinguishable from the F_2 , diff case, and we do not display it separately. The mean relative increases follow the same qualitative trend as for the single fault case. As

predicted by (5), the values tend to be twice those of the single fault case. The maximum relative increases with two faults in different sets are smaller than corresponding single fault numbers, since the sum of the two largest $D_i(n)$'s is almost always less than twice the largest $D_i(n)$.

Two faults in the same set [Figs. 4(b) and (d)] are likely to arise only if a single failure causes both faults (e.g., a control signal to both blocks fails). The principal effect of moving the two faults from different sets to the same set is on two-way set-associative caches. Since these caches now have an entire set




Fig. 4. (a) Mean relative miss ratio increase for two faults in different sets. (b) Mean relative miss ratio increase for two faults in the same set. (c) Maximum relative miss ratio increase for two faults in different sets. (d) Maximum relative miss ratio increase for two faults in the same set.

disabled, they tend to behave like direct-mapped caches with one fault (which also have an entire set disabled). As these caches get larger, mean relative increases no longer approach zero [Fig. 4(b)] and maximum increases get larger.

C. Multiple Faults

Fig. 5 examines the impact of many faults on the maximum and mean miss ratios for a cache with 16-byte blocks and 64 sets. The maximum number of faults allowed per set is one, two, four, and eight in Figs. 5(a), (b), (c), and (d), respectively.

Each figure varies associativity from the maximum number of faults allowed per set to eight, and we calculate each data point from all possible relevant distributions of faults. Data for smaller numbers of faults is more important than that for large numbers, since chips with large numbers of faulty bits are more likely to have destructive failures that force them to be discarded. Since the graphs depict caches with the number of sets constant, caches of associativity 2n are twice as large as those with associativity n. This limits the utility of comparisons between different associativities.




Fig. 5. (a) Mean and maximum miss ratios with numerous faults, but with at most one fault per set. (b) Mean and maximum miss ratios with numerous faults, but with at most two faults per set. (c) Mean and maximum miss ratios with numerous faults, but with at most four faults per set. (d) Mean and maximum miss ratios with numerous faults, but with at most four faults per set. (d) Mean and maximum miss ratios with numerous faults, but with at most six and eight faults per set; associativity is 8.

Fig. 5(a) displays data for at most one fault per set. As predicted by (5), mean miss ratio increases linearly with the number of faults at a slope of [(m(n-1)-m(n))]/s. The slope for the direct mapped cache is the largest, since an entire set is disabled with each fault. Maximum miss ratios are equal to mean miss ratios at the endpoints, where none or all of the sets have a faulty block. Between the end-points, maximum values are modestly worse than mean values.

Mean miss ratios with more faults per set begin with the

same slope as above (since with the first fault there is a maximum of one fault in a set), but then increase according to a polynomial with degree bounded by the maximum number of faults per set. Maximum miss ratios are much worse than mean ratios whenever the maximum number of faults per set equals the associativity, allowing an entire set to be disabled.

V. CONCLUSIONS

We have attempted to provide insight into the effect on

cache miss ratio of tolerating noncritical faults in an onchip microprocessor cache. Since a cache is a noncritical resource—it is primarily used to increase the performance of, not ensure the correct operation of, a processor—it becomes a reasonable alternative to use a microprocessor chip that contains processing faults in the data blocks or tag bits. Doing so increases effective chip yield, and therefore reduces chip cost. While chips with disabled cache blocks will suffer larger miss ratios, they may still produce a faster memory system than chips that tolerate cache faults by suffering the access time overhead introduced by error correcting codes or redundant row or columns.

We first showed how the miss ratio of a cache with any fault pattern can be calculated from the number of references to the jth block in the ith of s sets. We then described how to extend all-associativity simulation [5] to calculate these metrics for many caches with a single pass through an address trace. Finally, we applied this technique to the ATUM traces [1].

Results suggest that the mean relative miss ratio increase from a few faults is negligible if no sets are completely disabled and is small in any case (<5% per fault). Consequently, it is likely that the effective access time of a cache with some blocks marked faulty will be less than that for the alternate methods of tolerating cache faults.

The maximum relative miss ratio increase for a single cache fault, or for two cache faults in distinct sets, is acceptable if the associativity of the cache is two or greater and the block size is 8 or 16 bytes. Larger block sizes suffer greater penalties with permanent block invalidations. With a directmapped cache, however, there is a probability (albeit small with a large number of sets) that the executing program heavily references the faulty block(s), severely degrading the cache's performance. We expect that the overall impact of this worstcase behavior will not be significant for machines used to run many different programs.

ACKNOWLEDGMENT

We thank the Condor project at the University of Wisconsin [9] for providing us with the computational resources required for the large number of lengthy simulations performed and G. Sohi for reading and improving drafts of this paper.

REFERENCES

- [1] A. Agarwal, R. Sites, and M. Horowitz, "ATUM: A new technique for capturing address traces using microcode," in Proc. 13th Annu. Symp. Comput Architecture, Tokyo, Japan, June 1986, pp. 119-129.

 A. Agarwal, M. Horowitz, and J. Hennessy, "An analytical cache
- model," ACM Trans. Comput. Syst., vol. 7, no. 2, pp. 184-215, May
- [3] A. D. Berenbaum, B. W. Colbry, D. R. Ditzel, R. D. Freeman, H. R. McLellan, K. J. O'Connor, and M. Shoji, "CRISP: A pipelined 32bit microprocessor with 13-kbit of cache memory," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 776-782, Oct. 1987.

- [4] J. R. Goodman, "Using cache memory to reduce processor-memory traffic," in Proc. Tenth Int. Symp. Comput. Architecture, Stockholm, weden, June 1983, pp. 124-131.
- M. D. Hill and A. J. Smith, "Evaluating associativity in CPU caches," *IEEE Trans. Comput.*, vol. C-38, no. 12, pp. 1612–1630, Dec. 1989. M. Horowitz, P. Chow, D. Stark, R. T. Simoni, A. Salz, S. Przybylski,
- J. Hennessy, G. Gulak, A. Agarwal, and J. M. Acken, "MIPS-X: A 20-MIPS peak, 32-bit microprocessor with on-chip cache," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 5, pp. 790-799, Oct. 1987.
- [7] N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. 17th Annu. Symp. Comput. Architecture, Computer Architecture
- News, vol. 18, no. 2, ACM, June 1990, pp. 364-373. H. Kadota, J. Miyake, I. Okabayashi, T. Maeda, T. Okamoto, M. Nakajima, and K. Kagawa, "A 32-bit CMOS microprocessor with onchip cache and TLB," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 800-807, Oct. 1987.
- [9] M. Litzkow, M. Livny, and M. W. Mutka, "Condor—A hunter of idle workstations," in Proc. 8th Int. Conf. Distributed Comput. Syst., San Jose, CA, June 1988.
- [10] R. L. Mattson, J. Gecsei, D. R. Schultz, and I. L. Traiger, "Evaluation techniques for storage hierarchies," IBM Syst. J., vol. 9, no. 2, pp. 78-117, 1970.
- [11] D. A. Patterson, P. Garrison, M. Hill, D. Lioupis, C. Nyberg, T. Sippel, and K. Van Dyke, "Architecture for a VLSI instruction cache for a RISC," in *Proc. Tenth Annu. Symp. Comput. Architecture*, vol. 11, no.
- 3, Stockholm, Sweden, June 13-17, 1983, pp. 108-116.
 [12] D. Phillips, "The Z80000 Microprocessor," *IEEE Micro*, pp. 23-36, Dec. 1985.
- [13] F. Pour and M. D. Hill, "Performance implications of tolerating cache
- faults," Comput. Sci. Tech. Rep. 991, Univ. of Wisconsin, Jan. 1991. [14] A. J. Smith, "Cache memories," Comput. Surveys, vol. 14, no. 3, pp. 473-530, Sept. 1982.
- [15] G. Sohi, "Cache memory organization to enhance the yield of highperformance VLSI processors," IEEE Trans. Comput., vol. 38, no. 4, pp. 484-492, Apr. 1989.



Andreas Farid Pour (S'88) received the B.S. and M.S. degrees in computer science from the University of Wisconsin, Madison, in 1988 and 1990, respectively.

He is currently a law student at the University of Michigan Law School, where he is an editor for the Michigan Law Review. His interests center on intellectual property and venture capital for hightechnology companies.

Mr. Pour is a member of the Association for Computing Machinery.



Investigator award.

Mark. D. Hill (S'81-M'87) received the B.S.E. degree in computer engineering from the University of Michigan, Ann Arbor, in 1981, and the M.S. and Ph.D. degrees in computer science from the University of California, Berkeley, in 1983 and 1987, respectively.

He is currently an Assistant Professor in the Computer Sciences Department, University of Wisconsin, Madison. He is interested in the design and evaluation of computer architectures. The principal focus of his recent work is on the memory systems

of shared-memory multiprocessors and high-performance uniprocessors Dr. Hill is a member of the Association for Computing Machinery and a 1989 recipient of the National Science Foundation's Presidential Young